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A Compact Threshold-Voltage Model of
MOSFETs with Stack High-k Gate Dielectric
F. n, J. P. xc', 1. 1. Chen, H. X. Xu, C. X. Li, P. T. Lai*
Abstract - In this paper, a compact threshold-voltage
model is developed for stack high-k gate-dielectric
MOSFET with a thin interiayer. The simulated results are
in good agreement with 2-D simulations. The influences
of k value of the interlayer on threshold behaviors are
investigated in detail. A low-k interlayer can effectively
improve the threshold-voltage behaviors. Furthermore,
the ratio of low-k interiayer EOT (equivalent oxide
thickness) to high-k layer EOT is optimized by
considering both threshold-voltage roll-off and gate
leakage current.
Keywords: MOSFET, Threshold voltage, stack gate
dielectric
high-k dielectric layer is required to reduce both
threshold-voltage roll-off and gate leakage current.
II. MODEL DERIVATION
A schematic diagram of the stack high-k
gate-dielectric MOSFET with a thin interiayer is shown
in Fig.l , where T aXI and T ax} are high-k dielectric
thickness and interiayer thickness respectively
(corresponding EOT is denoted as Eon and EOT2); T ax
= T aXI + Tax} is total gate-dielectric thickness, and Xd is
the depletion-region width in the substrate.
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For simplicity, the polysilicon depletion effect and
quantum effects are neglected. So, the 2-D Poisson's
equation in the depletion region and stack gate-dielectric
region can be written as.
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Fig. I Schematic diagram of MOSFET with stack high-k
gate dielectric .
I. INTRODUCTION
High-k gate dielectric has become a promismg
candidate for future nano-scaled MOSFETs. However,
both high-k/Si [I , 2] and high-k/Ge [3, 4] interfaces
suffer from unacceptably high interface-state density,
thus resulting in low carrier mobility. So, a thin interiayer,
e.g. SiON for Si MOS [5] and TaOxNy for Ge MOS [6],
is needed to improve the interface properties, and thus
stack gate-dielectric MOS devices with thin interiayer
become attractive.
The threshold voltage of MOSFET with a
single-layer high-k gate dielectric has been studied
widely [7, 8], and however, threshold behaviors of the
stack high-k gate-dielectric MOSFET are less addressed.
In this work, for the first time, a threshold-voltage model
of the stack gate-dielectric MOSFET is developed, and
the influences of k value of the thin interiayer on surface
potential and threshold voltage roll-off are discussed in
detail. It is found that threshold behaviors of the
stack-gate dielectric MOSFET can be improved by using
a low-k interiayer, and a suitable ratio of equivalent
oxide thickness (EOT) of the interlayer to EOT of the
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where NA is the doping concentration of p-type substrate;
ksuh is the permittivity of the substrate. The solution of
Eq. (1) can be found to be [7, 8]:
sinh[(L - y)/I]
qJ(x,y) = qJo(x) + [qJ(x,0) - qJo(x)] sinh(L/I)
L sinh(y)
+ [qJ(x, )-qJo(x)]sinh(L/I)
in which L is the channel length; 1 is defined as
characteristic length ; CPo (x) is the solution of the I-D
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(3)
Poisson's equation for a long-channel MOSFET.
By applying the Gauss 's law to a rectangular box
[Gaussian box: dy x (Xd + Tox)] from the bottom of the
deplet ion region to the top of the high k dielectric layer
via the interlayer, as shown in Fig.1, the characteristic
length can be derived as:
12 = k subXd + r~ k( x)[q>(x,O)-q>o(O)]dx
Cox CoAq>(O,O)-q>o(O)]
where k(x) is the relative permittivity somewhere
between x = °and x = Tox, Cox is total gate capacitance.
Using boundary conditions: q>(x ,O)= Vb; and
q>(x,L) = Vb; +Vds(Vbi and Vds are the built-in potential of
drain-substrate junction and the drain-source voltage,
respectively), I can be written as:
where kox1 and kox2 are the relat ive permitti vity of the
high-k dielectric and interlayer respectively. Based on
Liu's [7] and our previous work [8], the threshold
voltage can be expressed as:
depletion -region width is depicted in Fig.2 for different
gate-stack structures . For Si MOSFET with SiOz as gate
dielectric, the simulated results exhibit good agreement
with that in [9], thus confirming the validity of the model.
At a given Xd, the characteristic length for kox1= kox2= 60
(i.e. single-layer high-k gate dielectric) is larger than that
for kox1 = kox2 = 3.9 (i.e. single-layer SiOz gate oxide),
implying a strong FFE in high-k MOSFET. Also, it can
be seen that the I of MOSFET with stack gate dielectric
of SiOz as interlayer is close to that of MOSFET with
single SiOz as gate dielectric, meaning that the SiOz
interlayer plays an important role in alleviating the FFE
ofthe stack high-k gate-dielectric MOSFET.
Surface potential of both Si and Ge MOSFETs with
single and stack gate dielectric is plotted in Fig.3 (a) and
(b) respectively. For the MOSFET with single gate
dielectric, it can be seen that the surface potential of the
MOSFET is higher for kox1= kox2= 60 than kox1= kox2=
3.9. However, the surface potent ial of the stack-gate
dielectric MOSFET with kox1 = 60 and kox2 = 3.9 is
slightly higher than that of MOSFET with kox1= kox2=
3.9, and much lower than that of MOSFET with kox1=
kox2 = 60. Compared with single high-k gate-dielectric
MOSFET, the stack gate-dielectric MOSFET with low-k
interlayer can alleviate the influence of the fringing-field
effect on channel surface potential, thus giving better
threshold voltage behaviors.
in which V,hO is threshold voltage of I-D long-channel
MOSFET. Threshold-voltage roll-off resulted from the
short-channel effect (SCE) and fringing-field effect (FFE)
is defined as:
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III. RESULTS AND DISCUSSION (a) Si substrate
Eq. (5) shows that the threshold voltage is related to
the characteristic length, and the larger the characteristic
length, the stronger is the FFE. Change of the
characteristic length of Si MOSFET with the
EOT = EOT1(0.5 nm) + EOT2(1 nm)
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Fig. 3 Surface potent ial of (a) Si and (b) Ge MOSFETs
with single and stack gate dielectric .
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Fig. 2 Character istic length versus Xd for different kox1
and kox2
Fig.4 shows the dependence of threshold-voltage
roll-off on channel length for different gate-dielectric
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structures. As L decreases, the threshold voltages of Si
and Ge MOSFETs are decreased due to the enhanced
fringing-field effect and short-channel effect. For
MOSFET with single gate dielectric, good agreement of
this model with 2-D simulation [7] verifies the validity
of this model. Compared to single high-k gate-dielectric
MOSFET with k oxI = k ox2 = 60, threshold-voltage roll-off
of the stack gate-dielectric MOSFET with k oxI = 60 and
k ox2 = 3.9 is closer to that of MOSFET with single SiOz
as gate dielectric, indicating the fringing-field effect of
small-scaled MOSFET can be effecti vely suppressed by
inserting a low-k inter layer between the high-k gate
dielectric and substrate. The above results show this
analytical model can describe the short-channel effect
and fringing-field effect of MOSFET with stack-gate
dielectric.
For a given k oxl , as the ratio of kox21kox I increases,
the threshold-voltage roll-off is increased (as seen in Fig.
5), which shows a low-k interlayer with good interface
quality with Si (e.g. SiOz) or Ge (e.g. GeON) should be
used to improve the threshold-voltage properties.
For two different double-layer gate dielectric stacks ,
as shown in Fig. 6(a), setting EOTl = 1 nm, EOT2 = 1
nm and total EOT = 2 nm, the simulated results show
that much better threshold-voltage behavior is obtained
for the case 1 than the case 2, due to electric field
divergence on the top low-k dielectric layer for case 2 [9],
as can be seen in Fig. 6(b). This implies that a stable
metal gate electrode, which would not react with the
underlying high-k dielectric layer to produce low-k
interlayer at metal/high-k interface, should be used to
improve the threshold-voltage behaviors ofMOSFETs.
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Fig . 6 (a) Two schematic stack gate dielectrics, and (b)
threshold-voltage roll-off ofcorresponding MOSFETs.
Fig.5 Dependence of threshold-voltage roll-off on k ox2 I
k oxI
Fig. 4 Threshold-voltage roll-off of (a) Si and (b) Ge
MOSFET with single and stack gate dielectric versus
channel length.
Influence of low-k interlayer thickness on
threshold-voltage roll-off of MOSFET with stack-gate
dielectric EOT of 2 nm is shown in Fig.7. The
threshold-voltage roll-off at EOn = 0 nm and EOT2 = 2
nm (i.e. single-layer low-k gate dielectric) is mainly
resulted from the short-channel effects. For both Si and
Ge MOSFETs, as EOT2 decreases (EOTl increases),
threshold-voltage roll-off is increased due to
enhancement of fringing-field effect induced by the
high-k gate dielectric. So, the thicker the EOTI, the
smaller is the threshold-voltage roll-off. On the other
hand, larger EOTI results in smaller total physical
thickness of gate dielectric for a given EOT, which
would give rise to a larger gate leakage current. Gate
leakage current of MOS device with SiOz interlayer and
HfOz (k ", 25) high-k layer was calculated for different
EOTlIEOT2 and fixed total EOT of2 nm [10]. Although
gate leakage current is below 10-9 A/cmz at Vg = -1 V for
EOTl /EOT2 = 1.75 nm/0.25 nm [10], threshold-voltage
2.0
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roll-off is large, as calculated by the above model (solid
square symbol in Fig.7). Contrarily, for EOTllEOT2 =
0.25 nm 11.75 nm, a good threshold behavior is achieved
(LlVth :::; 17 mV, solid circle symbol in Fig.7), but the gate
leakage current density (Jg) is larger than 10-3 A/cmz at
Vg = -1 V, which cannot meet the requirement ofJg < 10-3
A/cmz [II]. Therefore, the ratio of EOTl/EOT2 needs to
be optimized for stack gate dielectric. This can be
realized by considering a trade-off between gate leakage
current and threshold-voltage behaviors. For example, Jg
is calculated to be < 10-4 A/cmz [10] for EOTlIEOT2 of
0.5 nml 1.5 nm to 1.25 nm/0.75 nm, while
threshold-voltage roll-off is 18 - 22 mY, closed to the
value for EOTlIEOT2 = 0.25 nm/1.75 nm (- 17 mY), as
shown by the open up-triangle and open down-triangle
symbols in Fig. 7. Thus, the EOTlIEOT2 = 0.5 nm/1.5
nm to 1.25 nm/0.75 nm would be a reasonable choice for
gate stack structure.
An analytical threshold-voltage model suitable for
both Si and Ge MOSFETs with stack gate dielectric is
derived. Influences of the k value of interlayer on
threshold properties are discussed in detail. It is found
that when the interlayer is a low-k dielectric, e.g. SiOz, or
GeON, the threshold behaviors of the stack high-k
gate-dielectric MOSFET could be improved, but on the
contrary, the threshold-voltage roll-off of the MOSFET
is increased. Therefore, optimization of the EOTl /EOT2
ratio is required to obtain both small threshold-voltage
roll-off and low gate leakage current.
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